Introduction
The scaling of metal-oxide-semiconductor (MOS) fieldeffect transistors (FETs) not only increases their surface density on an integrated circuit (IC) chip but also decreases their own signal delay and power dissipation, 1) which has provided IC chips with higher performance and functionality and lower power consumption and manufacturing cost. However, such scaling is reaching its fundamental limit. 2) Also, the performance improvement of ICs brought about by such scaling is diminishing owing to interconnect delay. 3) Three-dimensional (3D) integration technology, where multiple layers of FETs are stacked with vertical interconnects between the layers, has been attracting increasing attention owing to its potential to continuously increase the density of FETs without suffering interconnect delay. 4, 5) One of the most well-established of such technologies utilizes throughsilicon vias (TSVs) to connect stacked dies on which FETs are fabricated. 6) Monolithic 3D integration has recently emerged as another technology and has been actively studied and developed. In monolithic 3D integration technology, layers of FETs are sequentially fabricated on top of each other, and can be more densely connected to each other by interlayer vias with finer granularity up to the transistor level compared with TSV-based 3D integration technology because interlayer vias are smaller and have higher alignment accuracy than TSVs. [5] [6] [7] Thus, this technology enables the best use of the third dimension potential, which leads to a reduction in interconnect length and hence to reductions in the associated delay and power dissipation. 8, 9) Batude et al. have demonstrated the monolithic 3D integration of Si n-type FETs (nFETs) and Si or Ge p-type FETs (pFETs) separated into different layers with a high compatibility with modern semiconductor technology [10] [11] [12] and then their group has been steadily improving the fabrication techniques and processes. 13, 14) Irisawa and coworkers have stacked InGaAs nFETs over SiGe pFETs and successfully introduced high-carriermobility III-V semiconductors into 3D integration. 15, 16) Also, Sachid et al. have implemented several digital and analog circuits using the 3D integration of FETs whose channel is made of two-dimensional (2D) materials such as MoS 2 and WSe 2 . 17) As for the practical applications of 3D integration, Jung et al. have fabricated a static random access memory (SRAM) cell consisting of three stacked pairs of FETs. 18) Naito et al. have implemented a 3D field-programmable gate array by integrating SRAM cells to hold the circuit configuration on the other components. 19) In addition, Shen et al. have successfully provided monolithic 3D ICs with a selfpowering feature, which is not sufficient, by stacking photovoltaic devices over them. 20) In monolithic 3D ICs, an FET on a layer would affect the behavior of FETs on one layer above it through the electric field. 11, 12, [21] [22] [23] This interlayer coupling of FETs may be a concern in designing such an IC, but it can be a tool for improving the IC performance. Monolithic 3D inverters and NAND gates have been predicted to have a smaller signal delay than 2D counterparts owing to interlayer coupling. 24) Also, monolithic 3D SRAM cells have been expected to operate with better speed 24, 25) and stability. 22, 24, 25) Such interlayer coupling effects should be dependent on the thickness of interlayer dielectrics (ILDs). However, the dependence is still not well investigated except in the study by Yu et al. 26) They simulated the static and dynamic behaviors of monolithic 3D inverters with different ILD thicknesses where an nFET was stacked over a pFET and reported that the interlayer coupling of the two FETs has only a negligible effect on the inverter performance if the ILD thickness is larger than 50 nm of equivalent oxide thickness. Because the interlayer coupling effect was evaluated by comparing the behavior of a 3D inverter not with the corresponding 2D inverter but with a 3D inverter having a thicker ILD, it was maybe underestimated. Additionally, the effect on important indicators of the quality of logic gates such as intrinsic delay and switching energy was not examined.
In this study, we investigate the interlayer coupling in monolithic 3D inverters and its effect on various aspects of the performance of the 3D inverters, including intrinsic delay and switching energy. For this purpose, the static and dynamic behaviors of the 3D inverters are simulated using technology computer-aided design (TCAD) tools and compared with those of 2D counterparts. We also investigate the relationship of the interlayer coupling effect with the ILD thickness and furthermore consider the effects of the power supply voltage and the original structure of stacked FETs on the relationship. If the relationship is revealed, with the adjustment of the ILD thickness, we can effectively utilize interlayer coupling to improve the performance of monolithic 3D ICs or prevent it from affecting such performance.
Simulation framework
We considered monolithic 3D inverters made of silicon-oninsulator (SOI) MOS FETs with a gate length of 50 nm and an SOI thickness of 10 nm, as shown in Figs. 1(a) and 1(b), which are modeled after those demonstrated in the literature. 21) The other dimensions of the FETs were set to realistic values. For example, the gate oxide and buried oxide (BOX) thicknesses were set to 1 and 10 nm, 27) respectively. Also, the channel, source=drain, and substrate doping concentrations were set to 10 3 . 27) Each of the 3D inverters is constructed by stacking a pFET and an nFET having such a structure with ILD made of SiO 2 between both FETs. The 3D inverters where a pFET is stacked over an nFET, which are shown in Fig. 1(c) , are referred to as p=n inverters in this paper, while those with an opposite configuration, shown in Fig. 1(d) , are referred to as n=p inverters. When pFETs and nFETs are separated into different layers in this manner, the characteristics of pFETs and nFETs can be independently optimized through free choice of the channel material, surface orientation, carrier transport direction, applied strain, and gate stacks. [10] [11] [12] [13] [14] [15] [16] [17] 19, 20) The characteristics of the two types of FETs therefore can be symmetric to each other even without adjusting their channel width, as shown in Fig. 2 . The figure shows the drain current I D of the two types of FETs before being stacked as a function of the gate voltage V G calculated from TCAD simulation. 29, 30) In the calculation for the nFETs, the channel and substrate materials were assumed to be Si, the Lombardi 31) and Scharfetter models 32) were adopted as the carrier mobility model, and the Shockley-Read-Hall 33, 34) and standard Auger recombination models 35) were adopted as the carrier generation and recombination rate model. Each of these models' parameters of holes was interchanged with the corresponding parameter of electrons in the calculation for the pFETs. Also, the effective density of states of the valence band of Si was interchanged with that of the conduction band. Other simulation parameters are given in Table I . We adjusted the gate work functions of the two types of FETs so that their off-state current equals 1 nA=µm at a power supply voltage V DD of 1 V. The off-state current is intermediate between those required for FETs for high-performance and low-power applications (100 and 0.01 nA=µm). 28) Although V DD of 1 V is associated with high-performance applications, we deal with a smaller V DD in Sects. 3.6 and 3.7.
In the TCAD simulation with the models and parameters mentioned above, we examined the static and dynamic behaviors of the 3D inverters. Because the constituent pFETs and nFETs have the same channel width, the distribution of physical quantities in the inverters can be calculated in two dimensions. We similarly simulated the behavior of the 2D inverters where the nFET and pFET shown in Figs. 1(a) and 1(b) are properly connected with ideal interconnects as shown in Fig. 3(a) , and compared the behaviors of the 3D and 2D inverters in order to evaluate the interlayer coupling effect on the performance of the 3D inverters.
Results and discussion
For monolithic 3D inverters, we investigated the interlayer coupling effect on the characteristics of the top FETs as a first step, and then the effects on the static and dynamic behaviors and the quality indicators of intrinsic delay and switching energy, focusing on the relationship of these effects with the ILD thickness T ILD . We finally discussed the effects of V DD and the original structure of the constituent FETs on the relationship. As expected, the I D -V G curve varies with the bottom gate voltage. This is a typical effect of interlayer coupling, which is referred to as a dynamic coupling effect in this paper. In the figure, the I D -V G curve of the pFET before being stacked over the nFET is also shown by the dashed line and is quite different from that of the pFET after being stacked. Even if in the p=n inverter the bottom gate voltage equals 0 V with respect to the top source, that is, the bottom gate does not bias the top pMOS, the two I D -V G curves deviate from each other. This deviation is referred to as a static coupling effect. Figure 5 shows the I D -V G characteristics of pFETs on substrates with different donor concentrations and indicates that the considered pFETs are easily affected by their underlying structure. When a pFET is stacked over an nFET, its substrate and BOX are replaced with the gate of the nFET and ILD, respectively. The difference between the work functions of the substrate and nFET gate and the difference between the thicknesses of the BOX and ILD will change the characteristics of the pFET. This is the very static coupling effect. Note that the difference between materials of the original substrate and the bottom gate also contributes to the effect. In the pFET before being stacked, the substrate affects the characteristics of the pFET through the difference between its own work function and that of the SOI, which is relaxed to some extent by the formation of a depletion layer in the substrate. On the other hand, such a relaxation does not occur in the pFET after being stacked because in this study all electrodes are assumed to be made of metal and a depletion layer is not formed in the gate of the bottom nFET. Thus, even if the gate has the same work function as the original substrate of the top pFET and the ILD has the same thickness as the BOX, the static coupling effect appears. When a pFET and an nFET act as an inverter, a common voltage is applied to their gates. Figure 4 (b) shows the I D -V G characteristics of the top pFETs in p=n inverters with different T ILD 's in such a situation. The horizontal axis represents the gate-to-source voltage V GS , and the shown I D is normalized by that of the pFETs before being stacked. The deviation in the I D ratio from unity at V GS of 0 V represents the static coupling effect. In particular, the deviation for T ILD of 10 nm, which equals the BOX thickness, describes the effects of the differences in work function and material for the original substrate of the top pFETs and the gate of the bottom nFETs, which lead to an increase in I D in this case. This is mainly because the work function of the bottom gate is larger than that of the original substrate. The work function, however, is smaller than that of the top gate and acts to suppress I D . This suppression becomes weaker with increasing T ILD , and accordingly I D increases. As for the dynamic couple effect, that is, the effect of the gate voltage of the bottom nFETs, the gate voltage supports that of the top pFETs and increases I D . This effect becomes stronger with decreasing T ILD , which can be seen from the fact that, in Fig. 4(b) , if |V GS | is relatively small, the I D ratio for a smaller T ILD increases more rapidly with increasing |V GS |. Basically, increasing |V GS | weakens both static and dynamic coupling effects because the channel potential of the top pFETs becomes more tightly controlled by the top gates. As shown in this figure, A V of the 3D inverters is generally smaller than that of the 2D inverters, which can be seen from Fig. 4(b) . In the figure, the ratio of I D of the top pFET of a p=n inverter to that of the pFET of a 2D inverter has an upward slope at around V G of 0.5 V, which means that the I D -V G curve of the p=n inverter's pFET is flatter than that of the 2D inverter's pFET. Although there is a difference in V D , the same probably holds true for the pFET of p=n inverters operating at V M and also for the nFET of n=p inverters. For a given V i , the A V of an inverter is closely associated with the slopes of the I D -V G curves of the constituent pFET and nFET at V G of V i , and therefore the 3D inverters have a smaller A V than the 2D inverters at V M . With increasing T ILD , the A V of the 3D inverters decreases because the top FETs' I D -V G curve becomes flatter, as suggested in Fig. 4(b) .
Characteristics of the top FETs

Static behavior
Dynamic behavior
Next, we analyzed the transient response of 3D inverters to a trapezoidal voltage signal with a frequency of 1 GHz, which rises from 0 V to V DD in 100 ps and falls from V DD to 0 V in 100 ps, shown in Fig. 8(a) by the dashed line. In the simulation, V DD was set to 1 V and the capacitor whose capacitance is eight times as large as the gate oxide capacitance was connected to the output terminal of 3D inverters as a load. The output voltage signal of a p=n inverter with T ILD of 50 nm is shown in Fig. 8(a) by the solid line as an example. is equivalent to the time taken by the pFET to charge the load capacitance from 10 to 90%. Because, in the p=n inverters, the current driving capability of the top pFETs is enhanced by interlayer coupling, the rise time of the p=n inverters is obviously smaller than that of the 2D inverters. Although the current driving capability improves with increasing T ILD , as shown in Fig. 4(b) , the rise time degrades. This is caused by a short-circuit current. When the V o of an inverter is rising, part of the current that the pFET drives to charge the load flows through the nFET to the ground. Such a current is referred to as a short-circuit current and hinders the pFET from charging the load. On the other hand, when V o is falling, the short-circuit current is driven by the pFET and hinders the nFET from discharging the load. Let us consider the situation where the V o of a p=n inverter is low at an input voltage V i of V DD and then V i starts to fall. With increasing T ILD , V o starts to rise at a higher V i because the threshold voltage becomes higher as shown in Fig. 7(a) . From the perspective of the bottom nFET, this means that the drain voltage starts to rise when the gate voltage remains higher. As a result, the total amount of charge carried by a short-circuit current increases. Figure 9 shows the total amount of charge that flows through a p=n inverter as a short-circuit current during V o rising from 10 to 90% of V DD , which is denoted by Q r . The horizontal axis represents T ILD and the vertical axis is normalized by the counterpart of Q r in a 2D inverter. With increasing T ILD , Q r increases. Because this increase surpasses the improvement in the current driving capability of the top pFET, the rise time becomes larger as shown in Fig. 8(b) . Figure 8(c) shows the ratio of the fall time of 3D inverters to that of 2D inverters as a function of T ILD . Here, the fall time of an inverter is the time taken by V o to fall from 90 to 10% of V DD , which is equivalent to the time taken by the nFET to discharge the load capacitance from 90 to 10%. Thus, the n=p inverters have a shorter fall time than the 2D inverters because the current driving capability of the top nFETs is enhanced by interlayer coupling.
Comparison with the previous study
Yu et al. 26) calculated the threshold voltage, fall time, and propagation delay (which is not covered in this study) of the monolithic 3D inverters where an n-type SOI MOS FET is stacked over a p-type one using TCAD simulation. In order to compensate for a lower mobility of holes than that of electrons in Si, although we adopted an assumption that several mobility enhancement techniques for holes such as channel material and strain engineering resolve the mobility imbalance, they made the channel width of the pFET larger than that of the nFET. This treatment requires full 3D simulation. Their simulation showed that the variations in the three quantities with T ILD become smaller with increasing T ILD and negligible when T ILD becomes larger than 50 nm. The threshold voltage and fall time shown in Figs. 7(a) and 8(c) also have similar tendencies, which indicates that our simulation has a validity comparable to theirs. From such tendencies, Yu et al. concluded that interlayer coupling can be ignored when T ILD is above 50 nm. However, as can be clearly seen from Fig. 7(a) , the difference between the behaviors of the 3D and 2D inverters, or the interlayer coupling effect does not disappear even in such a situation. This is one of the important findings of our study.
Intrinsic delay and switching energy
The rise and fall times of inverters considered in the previous subsection are strongly dependent on the input signal and extrinsic load. We evaluated the intrinsic delay as a more fundamental quality indicator of inverters by analyzing the behavior of ring oscillators. Figure 10(a) shows the output voltage signal of a ring oscillator consisting of five p=n inverters with T ILD of 50 nm. In the simulation, each of the constituent inverters was connected to its two adjacent inverters with ideal interconnects, and V DD was set to 1 V. The intrinsic delay of the constituent inverters is obtained by dividing the oscillation period of the ring oscillator by two times the number of the inverters. The intrinsic delay of 3D inverters normalized by that of 2D inverters is shown in Fig. 10(b) as a function of T ILD . The 3D inverters have a smaller intrinsic delay than the 2D inverters because the current driving capability of their top FETs is enhanced by interlayer coupling. A smaller intrinsic capacitance of the 3D inverters also contributes to this decrease in intrinsic delay. The intrinsic capacitance of a 2D inverter consists mainly of the gate oxide and BOX capacitances of the pFET and nFET. When one of the two FETs is stacked over the other, its BOX capacitance is replaced with the ILD capacitance. Thus, if T ILD is larger than the BOX thickness of 10 nm, the intrinsic capacitance of 3D inverters is smaller than that of 2D inverters. Because, when an inverter switches its output, it charges or discharges its intrinsic and extrinsic capacitances at the same time, the smaller intrinsic capacitance the inverter has, the smaller its intrinsic delay becomes.
With increasing T ILD , the intrinsic delay of the 3D inverters decreases in contrast to the behaviors of the rise and fall times of the 3D inverter circuits considered in the previous subsection. The output voltage signal of a ring oscillator is the input voltage signal of the constituent inverters although there is a difference in phase. The input signal in the 3D ring oscillators considered here varies faster than that in the previous 3D inverter circuits. Consequently, the total amount of charge that flows through an inverter as a short-circuit current when the inverter switches its output becomes smaller, which is shown in Fig. 11 . In the figure, the average of the total amounts of charge flowing through the inverter during the output voltage rising from 10 to 90% of V DD and falling from 90 to 10% is shown for the 3D ring oscillators and previous 3D inverter circuits. As expected from the figure, the short-circuit current has a smaller effect on the intrinsic delay of the 3D inverters than on the rise and fall times of the previous 3D inverter circuits, which highlights the effects of two other factors. One is the current driving capability of the top FETs of the 3D inverters. Increasing T ILD improves it, which decreases the intrinsic delay. The other is the intrinsic capacitance. Increasing T ILD decreases it, which also decreases the intrinsic delay. Although the opposite effect of the short circuit current on the intrinsic delay becomes slightly larger with increasing T ILD as can be seen in Fig. 11 , the effects of these two factors surpass it and therefore the intrinsic delay becomes smaller.
For 3D inverters, we evaluated the switching energy as another fundamental quality indicator of inverters. The switching energy is defined as the energy consumed by an inverter during the transition of the output voltage and was estimated from the energy consumed by a ring oscillator during the oscillation period. The average of the switching energies corresponding to the low-to-high and high-to-low transitions obtained for 3D inverters is shown in Fig. 12(a) as its ratio to that obtained for 2D inverters and as a function of T ILD . The energy dissipation due to the charge or discharge of the intrinsic capacitance has the largest contribution to the switching energy. Since, in a 3D inverter, one of two BOX capacitances in a 2D inverter is replaced with the ILD capacitance, the intrinsic capacitance of the 3D inverters is smaller than that of the 2D inverters if T ILD is larger than the BOX thickness of 10 nm. The difference between both, however, is small because the ILD or BOX capacitance has a small proportion to the intrinsic capacitance of the 3D or 2D inverters. The difference between the energy dissipation related to the intrinsic capacitance in the 3D inverters and that in the 2D inverters is also small. The second largest contributor to the switching energy is the energy dissipation due to the short-circuit current. The difference between the threshold voltages of the 3D and 2D inverters acts to make the total amount of charge carried by the short-circuit current in the 3D inverters larger than that in the 2D inverters, as explained in the previous subsection. On the other hand, a smaller intrinsic delay of the 3D inverters acts in the opposite way. As a result, the difference between the energy dissipation due to the short-circuit current in the 3D inverters and that in the 2D inverters is also small. Therefore, the switching energies of the 3D and 2D inverters are comparable. Although the energy dissipation due to the leakage current also contributes to the switching energy and the leakage current in the 3D inverters can be much larger than that in the 2D inverters, as shown in Fig. 4(b) , the contribution is negligible compared with the two types of energy dissipation described above.
With increasing T ILD , the intrinsic capacitance of the 3D inverters decreases, and accordingly the associated energy dissipation also decreases. On the other hand, the total amount of charge carried by the short-circuit current in the 3D inverters increases as shown in Fig. 11 , and accordingly the associated energy dissipation also increases. Thus, the switching energy of the 3D inverters reaches its minimum for a certain T ILD , which is about 20 nm, as shown in Fig. 12(a) . If a 3D inverter has an ILD of such thickness, it operates most energy-efficiently. Figure 12 (b) shows the product of the switching energy and intrinsic delay of the 3D inverters as a function of T ILD . The vertical axis is normalized by that obtained for the 2D inverters. The energy-delay product of the 3D inverters is smaller than that of the 2D inverters, which means that 3D inverters are superior to 2D inverters in terms of speed and energy efficiency, although the energy efficiency of 3D inverters is slightly inferior to that of 2D inverters in most cases, as shown in Fig. 12(a) . In addition, the energy-delay product of the 3D inverters reaches a minimum for T ILD of about 60 nm, for which the 3D inverters operate with a better speed and energy efficiency. Because the ratio of the minimum to the energy-delay product of the 2D inverters is about 0.86, by introducing monolithic 3D integration technology and adjusting T ILD to its optimum value, we can not only reduce the footprint of inverters but also improve their performance by 14% in terms of speed and energy efficiency. This improvement in performance is due to interlayer coupling and a decrease in the intrinsic capacitance. As can be seen from Figs. 10(b), 12(a), and 12(b), there are appropriate T ILD 's in terms of various aspects of the performance of the 3D inverters.
Influence of power supply voltage
The power supply voltage V DD for 3D inverters so far has always been 1 V. As can be seen from Fig. 4(b) , the interlayer coupling in 3D inverters is more prominent at a smaller input voltage, and therefore its effect on the behavior of the 3D inverters is expected to strengthen with decreasing V DD . Figure 13(a) shows the intrinsic delay of p=n inverters for different V DD 's normalized by that of 2D inverters and calculated as a function of T ILD . With decreasing V DD , the improvement in the current driving capability of the top pFETs due to interlayer coupling becomes more significant and accordingly the intrinsic delay of the 3D inverters becomes relatively even smaller than that of the 2D inverters. In addition, the dependence of the current driving capability improvement on T ILD becomes more heavily reflected in that of the intrinsic delay. As a result, the intrinsic delay decreases more rapidly with increasing T ILD . The switching energy of the 3D inverters is shown in Fig. 13(b) in the same manner as the intrinsic delay shown in Fig. 13(a) . Since the intrinsic capacitance of an inverter is independent of V DD , with regard to the energy dissipation due to the charge or discharge of such a capacitance, which is the largest contributor to the switching energy, the relative difference between the 3D and 2D inverters does not vary with V DD . As for the second largest contributor, namely, the energy dissipation attributed to the short-circuit current, its amount in the 3D inverters decreases somewhat more rapidly than that in the 2D inverters with decreasing V DD because the 3D inverters can switch their output relatively faster, as can be seen in Fig. 13(a) . Thus, with decreasing V DD , the ratio of the switching energy of the 3D inverters to that of 2D inverters becomes slightly smaller. Additionally, the optimum T ILD for which the 3D inverters operate most energy-efficiently becomes larger. Because, at a lower V DD , increasing T ILD more efficiently improves the intrinsic delay of the 3D inverters, the optimum T ILD in terms of speed and energy efficiency also becomes larger with decreasing V DD , which is shown in Fig. 13(c) . The figure shows the same plot as in Figs. 13(a) and 13(b) but for the product of the switching energy and intrinsic delay of the 3D inverters. Note that, for V DD 's of 0.7 and 0.6 V, the optimum T ILD was not found within the considered range of T ILD and is larger than 200 nm.
3.7 Influence of the original structure of the constituent FETs Finally, we investigated the interlayer coupling in monolithic 3D inverters made of FETs different from those considered in the previous subsections. The difference between the structures of the two FETs is only the BOX thickness, which was changed from 10 to 100 nm. Figure 14(a) shows the I D -V G characteristics of the p-and n-type thick-BOX SOI MOS FETs considered here. Note that the work functions of the pFET and nFET are different from those of the previously considered pFET and nFET, respectively (see Table I ). Figure 14 (b) shows the drain current I D of the top pFETs in p=n inverters with different T ILD 's as a function of the gate voltage with respect to the source V GS . In the calculation, the same gate voltage was applied to the top pFETs and bottom nFETs. Also, in the figure, I D is normalized by that of the pFETs before being stacked over the nFETs. Comparing the figure with Fig. 4(b) , we can see that the interlayer coupling effect on the characteristics of the top pFETs quite differs from that observed in the previously considered p=n inverters. This is attributed to the difference in the static coupling effect, which is shown as the I D ratio at V GS of 0 V in Fig. 14(b) or 4(b) . In the present p=n inverters with T ILD of equal to or smaller than 50 nm, the I D ratio is smaller than unity and the static coupling effect leads to a decrease in I D . The work function of the gate of the bottom nFETs acts to suppress I D and this suppression becomes stronger than that by the work function of the substrate of the pFETs before being stacked when T ILD becomes sufficiently smaller than the BOX thickness of 100 nm. As a result, I D becomes smaller than that of the pFETs before being stacked. When |V GS | increases from 0 V, the gate voltage of the bottom nFET starts to enhance I D , which is introduced as the dynamic coupling effect in Sect. 3.1, and eventually makes it larger. Figure 15 (a) shows the intrinsic delay of the p=n inverters for different V DD 's normalized by that of the corresponding 2D inverters as a function of T ILD . The 3D inverters have a smaller intrinsic delay than the 2D inverters in most cases. This improvement in the intrinsic delay, however, is smaller than that observed in the previously considered 3D inverters, as expected from a weaker improvement in the current driving capability of the top pFETs as shown in Fig. 14(b) . When T ILD is sufficiently small, with decreasing V DD , the degradation in the current driving capability for a small gate voltage becomes more strongly reflected in the intrinsic delay of the 3D inverters and consequently the intrinsic delay increases and eventually becomes larger than that of the 2D inverters. The 3D inverters have a larger intrinsic capacitance than the 2D inverters if T ILD is smaller than the BOX thickness of 100 nm. This increase in the intrinsic capacitance not only contributes to the degradation in the intrinsic delay but also directly leads to the increase in the switching energy, which is shown in Fig. 15(b) . Figure 15(c) shows the product of the switching energy and intrinsic delay of the 3D inverters normalized by that of the 2D inverters as a function of T ILD . As can be seen in the figure, the performance of the 3D inverters is comparable to that of the 2D inverters in terms of speed and energy efficiency. As we have seen in this subsection, the interlayer coupling effect on the behavior of monolithic 3D inverters is strongly dependent on the original structure of the constituent FETs.
Conclusions
We have studied the interlayer coupling in monolithic 3D inverters in TCAD simulation and investigated its effect on the performance of the 3D inverters. In a 3D inverter, interlayer coupling changes the characteristics of the top FET through the gate voltage of the bottom FET and the difference between the underlying structures of the top FET and that before being stacked over the bottom FET. The interlayer coupling in 3D inverters made of thin-BOX SOI MOS FETs improves the current driving capability of the top FETs. Owing to this improvement, the 3D inverters have a smaller intrinsic delay than the corresponding 2D inverters although the switching energies of the 3D and 2D inverters are comparable to each other. We analyzed the relationship of such interlayer coupling effects with the ILD thickness and found that there is an appropriate ILD thickness in terms of various aspects of the performance such as speed, energy efficiency, or both. Introducing monolithic 3D integration technology and adjusting the ILD thickness to such an appropriate value, we can not only reduce the footprint of inverters but also improve the desired performance properties. It was also found that decreasing the power supply voltage enhances the interlayer coupling effects. Furthermore, we investigated the interlayer coupling in 3D inverters made of thick-BOX SOI MOS FETs and revealed that the interlayer coupling in 3D inverters is strongly dependent on the original structure of the constituent FETs.
